A 529 GHz dynamic frequency divider in 130 nm InP HBT process
نویسندگان
چکیده
منابع مشابه
A 305–330+ GHz 2:1 Dynamic Frequency Divider Using InP HBTs
This letter presents an inductor-loaded 2:1 regenerative frequency divider operating up to 331.2 GHz in an InP HBT process, which, to the best of authors’ knowledge, is the fastest frequency divider reported thus far. On-wafer measurement shows that the divider is operating from 304.8 GHz to 331.2 GHz, with output power from 27 dBm to 12.3 dBm (no probe loss correction), while dissipating 85.5 ...
متن کاملInP HBT Production Process
The need for higher performance electronics for space and defense applications has driven the development of InP heterojunction technologies. For the past 10 years, TRW has been developing InP HBT and HEMT technologies for mission critical applications [1– 3]. Consistent and continuous improvements in the basic MBE structure and process technology have enhanced device and circuit performance, p...
متن کاملA LOW POWER 72.8 GHz STATIC FREQUENCY DIVIDER IMPLEMENTED IN AlInAsAnGaAs HBT IC TECHNOLOGY
We report a 72.8 GHz fully static frequency divider in AIInAs/InGaAs HBT IC technology. The CML divider operates with a 350 mV logic swing at less than OdBm input power up to a maximum clock rate of 63 GHz and requires 8.6 dBm of input power at the maximum clock rate of 72.8GHz. Power dissipation per flip-flop is 55mW with a 3.1V power supply. To our knowledge this is the highest frequency of o...
متن کامل140-220 GHz Imaging Front-end Based on 250 nm InP/InGaAs/InP DHBT Process
This paper presents a pre-amplified detector receiver based on a 250 nm InP/InGaAs/InP double heterojunction bipolar transistor (DHBT) process available from the Teledyne scientific. The front end consists of a double slot antenna followed by a five stage low noise amplifier and a detector, all integrated onto the same circuit. Results of measured responsivity and noise are presented. The recei...
متن کاملA 6.0-13.5 GHz Alias-Locked Loop Frequency Synthesizer in 130 nm CMOS
A 6.0-13.5 GHz Alias-Locked Loop (ALL) frequency synthesizer is designed and simulated in 130 nm CMOS. Using an aliasing divider, the ALL architecture makes it possible to create high-speed frequency synthesis circuits without relying on a traditional divider clocked at fV CO in the feedback path. In this implementation, a new architecture of high frequency ring oscillator is proposed with a fe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2015
ISSN: 1349-2543
DOI: 10.1587/elex.12.20141118